Panel Summary
Since the inception of FPGAs over 2 decades ago, the microarchitectures and macro-architectures of FPGAs across all FPGA vendors have been converging strongly to the point that comparable FPGAs from the main FPGA vendors had virtually the same use models, and the same programming models. User designs were getting easier to port from one vendor to the other with every generation.
Recent developments in from different FPGA vendors targeting the most advanced semiconductor technology nodes are an abrupt and disruptive break from this trend, especially at the macro-architectural level.
The macro-architecture of an FPGA is the hierarchical level above the level of the reprogrammable logic fabric. In the last few generations of most high-end FPGAs this level saw the introduction, and subsequent scaling and evolution, of hardened high-speed peripheral controllers like PCIe, Ethernet and DRAMcontrollers, as well as the corresponding PHY blocks. Other subsystems are functionally programmable like the fabric itself and CPUs. In most high-end FPGA products though, the programmable logic fabric remained by far the dominant component in terms of size, capabilities, and power consumption. In essence, all high-end FPGAs from all vendors were still centered around the fabric, the other macroarchitectural components were essentially subservient to it, and they were highly similar in all important respects.
Xilinx's new ACAP architecture however pursues the macroarchitectural vision of combining additional types of fundamentally different programmable subsystems into a heterogeneous architecture, of which the reprogrammable logic fabric is only one of the programmable subsystems. Its macroarchitecture saw the introduction of a new systolic array of VLIW processors to execute certain workloads like CNNs more effectively than the other subsystems can.
The microarchitecture of the fabric has not evolved very significantly.
In contrast, Intel PSG's Agilex architecture stays the course by extending and scaling up a more conventional homogenous architecture from their flagship product on a previous technology node with evolutionary enhancements to the general-purpose reprogrammable logic fabric. The microarchitecture of the programmable logic subsystem has been improved more from its predecessor, in particular its unique pipelined general purpose interconnect resources.
Achronix's Speedster7t architecture can be thought of as an architectural middle ground by adding hardened application domain-specific features to the micro-architectural level of the FPGA fabric. This includes machine learning enhancements to the DSP blocks called MLP, and narrow-width arithmetic features to the LUTs. Changes to the macro-architecture are dominated by a new very high bandwidth data movement infrastructure that's interwoven with the programmable logic fabric.
The fact that these diverging macro-architectures are diverging so strongly has profound, broad and pervasive impacts on FPGA use models, programming models, design portability, performance, cost, business lock-in, design software development, and FPGA IP. And this is only for starters. In short, the entire FPGA ecosystem will change as a result.
The panelists will discuss and debate the pros and cons of these developments, and take a stance on which of these directions is most likely to succeed.
